

DW70 CALPELLA N11P-GE1 Schematics

uFCPGA Mobile Arrandale/Clarksville

Intel Ixex Peak-M

2009-09-03

REV : SA

DY : Nopop Component

UMA : Pop when schematic is UMA


DIS : Pop when schematic is DIS



ARD : Pop when schematic is Arrandale

CFD : Pop when schematic is Clarksville


UMA		
DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Cover Page		
Size Custom	Document Number Vostro Calpella	Rev SA
Date: Thursday, September 03, 2009	Sheet 1	of 90

CPU DC/DC ISL62883 47, 48	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE
SYSTEM DC/DC TPS51125 46	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_ALW +3.3V_RTC_LDO +5V_ALW +3.3V_ALW
SYSTEM DC/DC TPS51116 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
SYSTEM DC/DC ADP3211 53	
INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFXCORE
SYSTEM DC/DC TPS51218 86	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_GFX_CORE
CHARGER BQ24745 45	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC
SYSTEM DC/DC TPS51218 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT
SYSTEM DC/DC TPS51117 52	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_PCH
LDO APL5930 51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN
LDO RT9025 87	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN_GPU







PCH SMBus Block Diagram




KBC SMBus Block Diagram




VGA SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ; do not stuff resistor.
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled Note: CRB uses a 330-kΩ resistor.
GNT0#, GNT1#	Default (SPI): Leave both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	Enable Intel Anti-Theft Technology: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Intel Anti-Theft Technology: Left floating, no pull-down required.
NV_ALE	Enable Intel Anti-Theft Technology: Connect to +NVRAM_Vccq with 8.2-kΩ weak pull-up resistor.(CRB has it pulled up with 1-kΩ no-stuff resistor) Disable Intel Anti-Theft Technology: Leave floating. (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0)- Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1)-: Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. CRB recommends 1-kΩ pull-down for FD Override. Notes: is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (0)- Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1)-: Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note: This is an unmuxed signal. This signal has a weak internal pull-down of 20 KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kΩ pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	Default = Do not connect (floating). Internal pull-up. High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	Card reader
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	NC
LANE5	New Card


USB Table

USB	
Pair	Device
0	USB1 > LAN BOARD
1	USB4 > LAN BOARD
2	USB2 > M/B
3	USB3 > M/B
4	USB for ESATA
5	RESERVED
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Touch Panel
10	Biometric
11	CAMERA
12	New Card
13	WLAN

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1


UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size Custom	Document Number Vostro Calpella		Rev SA
Date: Tuesday, September 08, 2009	Sheet	6 of	90




1st Silego 71.08585.003
2nd ICS 71.93197.003

UMA





425302_425302_Calpella_S3PowerReduction_WhitePape Revision 0.9





Normal

	R919	R920	R977
AUB	1.27k	3k	1.6k(DY)
CFD	1.1k	3k	1.5k(DY)

S3 Power Reduction circuit

	R919	R920	R977
AUB	1.1k(DY)	0.75k	1.6k
CFD	1.1k(DY)	0.75k	1.5k

XDP Connector



Scan Chain (Default)

	Stuff --> R921, R924, R926	JTAG MAPPING
Scan Chain (Default)	No Stuff --> R922, R925	
CPU Only	Stuff --> R921, R922	
GMCH Only	No Stuff --> R924, R926, R925	
	No Stuff --> R921, R922, R924	

18 M_A_DQ[63..0] <<>> M_A_DQ[63..0]

M_A_DQ0 A10 SA_DQ0
M_A_DQ1 C10 SA_DQ1
M_A_DQ2 A7 SA_DQ2
M_A_DQ3 B10 SA_DQ3
M_A_DQ4 B10 SA_DQ4
M_A_DQ5 D10 SA_DQ5
M_A_DQ6 E10 SA_DQ6
M_A_DQ7 A8 SA_DQ7
M_A_DQ8 D8 SA_DQ8
M_A_DQ9 F10 SA_DQ9
M_A_DQ10 E6 SA_DQ10
M_A_DQ11 F7 SA_DQ11
M_A_DQ12 E9 SA_DQ12
M_A_DQ13 B7 SA_DQ13
M_A_DQ14 E7 SA_DQ14
M_A_DQ15 C6 SA_DQ15
M_A_DQ16 H10 SA_DQ16
M_A_DQ17 G8 SA_DQ17
M_A_DQ18 K7 SA_DQ18
M_A_DQ19 J8 SA_DQ19
M_A_DQ20 G7 SA_DQ20
M_A_DQ21 G10 SA_DQ21
M_A_DQ22 J7 SA_DQ22
M_A_DQ23 J10 SA_DQ23
M_A_DQ24 L7 SA_DQ24
M_A_DQ25 M6 SA_DQ25
M_A_DQ26 M8 SA_DQ26
M_A_DQ27 L9 SA_DQ27
M_A_DQ28 L6 SA_DQ28
M_A_DQ29 L8 SA_DQ29
M_A_DQ30 N8 SA_DQ30
M_A_DQ31 P9 SA_DQ31
M_A_DQ32 AH5 SA_DQ32
M_A_DQ33 AF5 SA_DQ33
M_A_DQ34 AK6 SA_DQ34
M_A_DQ35 AK7 SA_DQ35
M_A_DQ36 AF6 SA_DQ36
M_A_DQ37 AG5 SA_DQ37
M_A_DQ38 AJ7 SA_DQ38
M_A_DQ39 AJ6 SA_DQ39
M_A_DQ40 AJ10 SA_DQ40
M_A_DQ41 AJ9 SA_DQ41
M_A_DQ42 AL10 SA_DQ42
M_A_DQ43 AK12 SA_DQ43
M_A_DQ44 AK8 SA_DQ44
M_A_DQ45 AL7 SA_DQ45
M_A_DQ46 AK11 SA_DQ46
M_A_DQ47 AL8 SA_DQ47
M_A_DQ48 AN8 SA_DQ48
M_A_DQ49 AN10 SA_DQ49
M_A_DQ50 AR11 SA_DQ50
M_A_DQ51 AL11 SA_DQ51
M_A_DQ52 AM9 SA_DQ52
M_A_DQ53 AN9 SA_DQ53
M_A_DQ54 AT11 SA_DQ54
M_A_DQ55 AP12 SA_DQ55
M_A_DQ56 AM12 SA_DQ56
M_A_DQ57 AN12 SA_DQ57
M_A_DQ58 AM13 SA_DQ58
M_A_DQ59 AT14 SA_DQ59
M_A_DQ60 AT12 SA_DQ60
M_A_DQ61 AL13 SA_DQ61
M_A_DQ62 AP14 SA_DQ62
M_A_DQ63 AP14 SA_DQ63

CLARKSFIELD

DDR SYSTEM MEMORY A

SA_CK0 AA6 <>>> M_CLK_DDR0 18
SA_CK#0 AA7 <>>> M_CLK_DDR#0 18
SA_CKE0 P7 <>>> M_CKE0 18

SA_CK1 Y6 <>>> M_CLK_DDR1 18
SA_CK#1 Y5 <>>> M_CLK_DDR#1 18
SA_CKE1 P6 <>>> M_CKE1 18

SA_CS#0 AE2 <>>> M_CS#0 18
SA_CS#1 AE8 <>>> M_CS#1 18

SA_ODT0 AD8 <>>> M_ODT0 18
SA_ODT1 AF9 <>>> M_ODT1 18

SA_DM0 B9 M_A_DM0
SA_DM1 D7 M_A_DM1
SA_DM2 H7 M_A_DM2
SA_DM3 M7 M_A_DM3
SA_DM4 AG6 M_A_DM4
SA_DM5 AM7 M_A_DM5
SA_DM6 AN10 M_A_DM6
SA_DM7 AN13 M_A_DM7

SA_DQS#0 C8 M_A_DQS#0
SA_DQS#1 F8 M_A_DQS#1
SA_DQS#2 J9 M_A_DQS#2
SA_DQS#3 N9 M_A_DQS#3
SA_DQS#4 AH7 M_A_DQS#4
SA_DQS#5 AK9 M_A_DQS#5
SA_DQS#6 AP11 M_A_DQS#6
SA_DQS#7 AT13 M_A_DQS#7

SA_DQS0 C8 M_A_DQS0
SA_DQS1 F9 M_A_DQS1
SA_DQS2 H9 M_A_DQS2
SA_DQS3 M9 M_A_DQS3
SA_DQS4 AH8 M_A_DQS4
SA_DQS5 AK10 M_A_DQS5
SA_DQS6 AN11 M_A_DQS6
SA_DQS7 AR13 M_A_DQS7

SA_MA0 Y3 M_A_A0
SA_MA1 W1 M_A_A1
SA_MA2 AA8 M_A_A2
SA_MA3 AA9 M_A_A3
SA_MA4 V1 M_A_A4
SA_MA5 AA9 M_A_A5
SA_MA6 V8 M_A_A6
SA_MA7 T1 M_A_A7
SA_MA8 Y9 M_A_A8
SA_MA9 U6 M_A_A9
SA_MA10 AD4 M_A_A10
SA_MA11 T2 M_A_A11
SA_MA12 U3 M_A_A12
SA_MA13 AG8 M_A_A13
SA_MA14 T3 M_A_A14
SA_MA15 V9 M_A_A15



CLARKUNF

18 M_A_BS0 <>>> AC3 SA_BS0
18 M_A_BS1 <>>> AB2 SA_BS1
18 M_A_BS2 <>>> U7 SA_BS2

18 M_A_CAS# <>>> AE1C SA_CAS#
18 M_A_RAS# <>>> AB3C SA_RAS#
18 M_A_WE# <>>> AE9C SA_WE#

19 M_B_BS0 <>>> AB1 SB_BS0
19 M_B_BS1 <>>> W5 SB_BS1
19 M_B_BS2 <>>> R7 SB_BS2

19 M_B_CAS# <>>> AC5 SB_CAS#
19 M_B_RAS# <>>> Y7 SB_RAS#
19 M_B_WE# <>>> AC6 SB_WE#

M_B_DQ0 B5 SB_DQ0
M_B_DQ1 A5 SB_DQ1
M_B_DQ2 C3 SB_DQ2
M_B_DQ3 B3 SB_DQ3
M_B_DQ4 E4 SB_DQ4
M_B_DQ5 A4 SB_DQ5
M_B_DQ6 A6 SB_DQ6
M_B_DQ7 C4 SB_DQ7
M_B_DQ8 D1 SB_DQ8
M_B_DQ9 D2 SB_DQ9
M_B_DQ10 F2 SB_DQ10
M_B_DQ11 F1 SB_DQ11
M_B_DQ12 C2 SB_DQ12
M_B_DQ13 F5 SB_DQ13
M_B_DQ14 F3 SB_DQ14
M_B_DQ15 G4 SB_DQ15
M_B_DQ16 H6 SB_DQ16
M_B_DQ17 G2 SB_DQ17
M_B_DQ18 J6 SB_DQ18
M_B_DQ19 J3 SB_DQ19
M_B_DQ20 G1 SB_DQ20
M_B_DQ21 G5 SB_DQ21
M_B_DQ22 J2 SB_DQ22
M_B_DQ23 J1 SB_DQ23
M_B_DQ24 J5 SB_DQ24
M_B_DQ25 K2 SB_DQ25
M_B_DQ26 L3 SB_DQ26
M_B_DQ27 M1 SB_DQ27
M_B_DQ28 K5 SB_DQ28
M_B_DQ29 K4 SB_DQ29
M_B_DQ30 M4 SB_DQ30
M_B_DQ31 N5 SB_DQ31
M_B_DQ32 AF3 SB_DQ32
M_B_DQ33 AG1 SB_DQ33
M_B_DQ34 AJ3 SB_DQ34
M_B_DQ35 AK1 SB_DQ35
M_B_DQ36 AG4 SB_DQ36
M_B_DQ37 AG3 SB_DQ37
M_B_DQ38 AJ4 SB_DQ38
M_B_DQ39 AH4 SB_DQ39
M_B_DQ40 AK3 SB_DQ40
M_B_DQ41 AK4 SB_DQ41
M_B_DQ42 AM6 SB_DQ42
M_B_DQ43 AN2 SB_DQ43
M_B_DQ44 AK5 SB_DQ44
M_B_DQ45 AK2 SB_DQ45
M_B_DQ46 AM4 SB_DQ46
M_B_DQ47 AM3 SB_DQ47
M_B_DQ48 AP3 SB_DQ48
M_B_DQ49 AN5 SB_DQ49
M_B_DQ50 AT4 SB_DQ50
M_B_DQ51 AN6 SB_DQ51
M_B_DQ52 AN4 SB_DQ52
M_B_DQ53 AN3 SB_DQ53
M_B_DQ54 AT5 SB_DQ54
M_B_DQ55 AT6 SB_DQ55
M_B_DQ56 AN7 SB_DQ56
M_B_DQ57 AP6 SB_DQ57
M_B_DQ58 AP8 SB_DQ58
M_B_DQ59 AT9 SB_DQ59
M_B_DQ60 AT7 SB_DQ60
M_B_DQ61 AP9 SB_DQ61
M_B_DQ62 AR10 SB_DQ62
M_B_DQ63 AT10 SB_DQ63

CLARKSFIELD

DDR SYSTEM MEMORY - B

SB_CK0 W8 <>>> M_CLK_DDR2 19
SB_CK#0 W9 <>>> M_CLK_DDR#2 19
SB_CKE0 M3 <>>> M_CKE2 19

SB_CK1 V7 <>>> M_CLK_DDR3 19
SB_CK#1 V6 <>>> M_CLK_DDR#3 19
SB_CKE1 M2 <>>> M_CKE3 19

SB_CS#0 AB8 <>>> M_CS#2 19
SB_CS#1 AD6 <>>> M_CS#3 19

SB_ODT0 AC7 <>>> M_ODT2 19
SB_ODT1 AD1 <>>> M_ODT3 19

SB_DM0 D4 M_B_DM0
SB_DM1 E1 M_B_DM1
SB_DM2 H3 M_B_DM2
SB_DM3 K1 M_B_DM3
SB_DM4 AH1 M_B_DM4
SB_DM5 AL2 M_B_DM5
SB_DM6 AR4 M_B_DM6
SB_DM7 AT8 M_B_DM7

<<>> M_B_DM[7..0] 19
<<>> M_B_DQS#[7..0] 19
<<>> M_B_DQS[7..0] 19
<<>> M_B_A[15..0] 19

SB_DQS#0 D5 M_B_DQS#0
SB_DQS#1 F4 M_B_DQS#1
SB_DQS#2 J4 M_B_DQS#2
SB_DQS#3 L4 M_B_DQS#3
SB_DQS#4 AH2 M_B_DQS#4
SB_DQS#5 AL4 M_B_DQS#5
SB_DQS#6 AR5 M_B_DQS#6
SB_DQS#7 AR8 M_B_DQS#7

SB_DQS0 C5 M_B_DQS0
SB_DQS1 E3 M_B_DQS1
SB_DQS2 H4 M_B_DQS2
SB_DQS3 M5 M_B_DQS3
SB_DQS4 AG2 M_B_DQS4
SB_DQS5 AL5 M_B_DQS5
SB_DQS6 AP5 M_B_DQS6
SB_DQS7 AR7 M_B_DQS7

SB_MA0 U5 M_B_A0
SB_MA1 V2 M_B_A1
SB_MA2 T5 M_B_A2
SB_MA3 V3 M_B_A3
SB_MA4 R1 M_B_A4
SB_MA5 T8 M_B_A5
SB_MA6 R2 M_B_A6
SB_MA7 R6 M_B_A7
SB_MA8 R4 M_B_A8
SB_MA9 R5 M_B_A9
SB_MA10 AB5 M_B_A10
SB_MA11 P3 M_B_A11
SB_MA12 R3 M_B_A12
SB_MA13 AF7 M_B_A13
SB_MA14 P5 M_B_A14
SB_MA15 N1 M_B_A15



UMA




Title			CPU (DDR)		
Size	Document Number				Rev
Vostro Calpella					SA
Date:	Tuesday, September 08, 2009				Sheet 10 of 90

PROCESSOR CORE POWER

Clarksfield = 52A

Arrandale = 48A



CPU1F

6 OF 9

CLARKSFIELD

1.1V RAIL POWER






CPU CORE SUPPLY

POWER

CPU VID#

SENSE LINE

CLARKUNF



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are
Arrandale VTT=1.05V;
Clarksfield VTT=1.1V

DIS(Clarksfield +1.05V_VTT) = 14.4A

DIS(Arrandale +1.05V_VTT) = 20.95A

UMA(Arrandale +1.05V_VTT) = 19.84A



UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
CPU (VCC_CORE)				
Size	Document Number			Rev
Vostro Calpella			SA	
Date:	Tuesday, September 08, 2009		Sheet 12 of	90





UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size

Document Number

Vostro Calpella

Rev


SA

Date: Tuesday, September 08, 2009

Sheet 14 of 90

(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number

Rev
SA


Date: Tuesday, September 08, 2009

Sheet 15 of 90

Reserved
Vostro Calpella

(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number

Rev
SA


Date: Tuesday, September 08, 2009

Sheet 16 of 90

Reserved
Vostro Calpella

(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3




Document Number

Rev
SA




(Reserve)
Vostro Calpella

Date: Tuesday, September 08, 2009Sheet 17 of 90

SSID = MEMORY




2009/08/12
Follow Intel "425302_Calpella_S3PowerReduction_WhitePaper_Rev0.9.
pdf" document.





SMBUS address:A0

Note:
If SAO_DIM0 = 0, SA1_DIM0 = 0
SO-DIMM SPD Address is 0xA0
If SAO_DIM0 = 1, SA1_DIM0 = 0
SO-DIMM SPD Address is 0xA2
If SAO_DIM0 = 0, SA1_DIM0 = 1
SO-DIMM SPD Address is 0xA4




Timing diagram showing five digital signals:



- 10 M_B_DQS#[7..0]
- 10 M_B_DQ[63..0]
- 10 M_B_DM[7..0]
- 10 M_B_DQS[7..0]
- 10 M_B_A[15..0]




Pinout diagram for the 62.10017.K01 connector. The diagram shows the connection of various signals to the connector pins. The signals are organized into groups, including memory data (M_B A0-M_B A15, M_B BS2, M_B BS0, M_B BS1, M_B DQ0-M_B DQ63, M_B DQS#0-M_B DQS#7, M_ODT2, M_ODT3), control signals (VREF_CA, VREF_DQ, RESET#, VTT1, VTT2), and power/ground (VDD0-M_DQ18, VDD19-M_DQ63, VDD64-M_DQ124, VDD125-M_DQ206, VDD207-M_DQ256, VDD257-M_DQ306, VDD307-M_DQ356, VDD357-M_DQ406, VDD407-M_DQ456, VDD457-M_DQ506, VDD507-M_DQ556, VDD557-M_DQ606, VDD607-M_DQ656, VDD657-M_DQ706, VDD707-M_DQ756, VDD757-M_DQ806, VDD807-M_DQ856, VDD857-M_DQ906, VDD907-M_DQ956, VDD957-M_DQ1006, VDD1007-M_DQ1056, VDD1057-M_DQ1106, VDD1107-M_DQ1156, VDD1157-M_DQ1206, VDD1207-M_DQ1256, VDD1257-M_DQ1306, VDD1307-M_DQ1356, VDD1357-M_DQ1406, VDD1407-M_DQ1456, VDD1457-M_DQ1506, VDD1507-M_DQ1556, VDD1557-M_DQ1606, VDD1607-M_DQ1656, VDD1657-M_DQ1706, VDD1707-M_DQ1756, VDD1757-M_DQ1806, VDD1807-M_DQ1856, VDD1857-M_DQ1906, VDD1907-M_DQ1956, VDD1957-M_DQ2006, VDD2007-M_DQ2056, VDD2057-M_DQ2106, VDD2107-M_DQ2156, VDD2157-M_DQ2206, VDD2207-M_DQ2256, VDD2257-M_DQ2306, VDD2307-M_DQ2356, VDD2357-M_DQ2406, VDD2407-M_DQ2456, VDD2457-M_DQ2506, VDD2507-M_DQ2556, VDD2557-M_DQ2606, VDD2607-M_DQ2656, VDD2657-M_DQ2706, VDD2707-M_DQ2756, VDD2757-M_DQ2806, VDD2807-M_DQ2856, VDD2857-M_DQ2906, VDD2907-M_DQ2956, VDD2957-M_DQ3006, VDD3007-M_DQ3056, VDD3057-M_DQ3106, VDD3107-M_DQ3156, VDD3157-M_DQ3206, VDD3207-M_DQ3256, VDD3257-M_DQ3306, VDD3307-M_DQ3356, VDD3357-M_DQ3406, VDD3407-M_DQ3456, VDD3457-M_DQ3506, VDD3507-M_DQ3556, VDD3557-M_DQ3606, VDD3607-M_DQ3656, VDD3657-M_DQ3706, VDD3707-M_DQ3756, VDD3757-M_DQ3806, VDD3807-M_DQ3856, VDD3857-M_DQ3906, VDD3907-M_DQ3956, VDD3957-M_DQ4006, VDD4007-M_DQ4056, VDD4057-M_DQ4106, VDD4107-M_DQ4156, VDD4157-M_DQ4206, VDD4207-M_DQ4256, VDD4257-M_DQ4306, VDD4307-M_DQ4356, VDD4357-M_DQ4406, VDD4407-M_DQ4456, VDD4457-M_DQ4506, VDD4507-M_DQ4556, VDD4557-M_DQ4606, VDD4607-M_DQ4656, VDD4657-M_DQ4706, VDD4707-M_DQ4756, VDD4757-M_DQ4806, VDD4807-M_DQ4856, VDD4857-M_DQ4906, VDD4907-M_DQ4956, VDD4957-M_DQ5006, VDD5007-M_DQ5056, VDD5057-M_DQ5106, VDD5107-M_DQ5156, VDD5157-M_DQ5206, VDD5207-M_DQ5256, VDD5257-M_DQ5306, VDD5307-M_DQ5356, VDD5357-M_DQ5406, VDD5407-M_DQ5456, VDD5457-M_DQ5506, VDD5507-M_DQ5556, VDD5557-M_DQ5606, VDD5607-M_DQ5656, VDD5657-M_DQ5706, VDD5707-M_DQ5756, VDD5757-M_DQ5806, VDD5807-M_DQ5856, VDD5857-M_DQ5906, VDD5907-M_DQ5956, VDD5957-M_DQ6006, VDD6007-M_DQ6056, VDD6057-M_DQ6106, VDD6107-M_DQ6156, VDD6157-M_DQ6206, VDD6207-M_DQ6256, VDD6257-M_DQ6306, VDD6307-M_DQ6356, VDD6357-M_DQ6406, VDD6407-M_DQ6456, VDD6457-M_DQ6506, VDD6507-M_DQ6556, VDD6557-M_DQ6606, VDD6607-M_DQ6656, VDD6657-M_DQ6706, VDD6707-M_DQ6756, VDD6757-M_DQ6806, VDD6807-M_DQ6856, VDD6857-M_DQ6906, VDD6907-M_DQ6956, VDD6957-M_DQ7006, VDD7007-M_DQ7056, VDD7057-M_DQ7106, VDD7107-M_DQ7156, VDD7157-M_DQ7206, VDD7207-M_DQ7256, VDD7257-M_DQ7306, VDD7307-M_DQ7356, VDD7357-M_DQ7406, VDD7407-M_DQ7456, VDD7457-M_DQ7506, VDD7507-M_DQ7556, VDD7557-M_DQ7606, VDD7607-M_DQ7656, VDD7657-M_DQ7706, VDD7707-M_DQ7756, VDD7757-M_DQ7806, VDD7807-M_DQ7856, VDD7857-M_DQ7906, VDD7907-M_DQ7956, VDD7957-M_DQ8006, VDD8007-M_DQ8056, VDD8057-M_DQ8106, VDD8107-M_DQ8156, VDD8157-M_DQ8206, VDD8207-M_DQ8256, VDD8257-M_DQ8306, VDD8307-M_DQ8356, VDD8357-M_DQ8406, VDD8407-M_DQ8456, VDD8457-M_DQ8506, VDD8507-M_DQ8556, VDD8557-M_DQ8606, VDD8607-M_DQ8656, VDD8657-M_DQ8706, VDD8707-M_DQ8756, VDD8757-M_DQ8806, VDD8807-M_DQ8856, VDD8857-M_DQ8906, VDD8907-M_DQ8956, VDD8957-M_DQ9006, VDD9007-M_DQ9056, VDD9057-M_DQ9106, VDD9107-M_DQ9156, VDD9157-M_DQ9206, VDD9207-M_DQ9256, VDD9257-M_DQ9306, VDD9307-M_DQ9356, VDD9357-M_DQ9406, VDD9407-M_DQ9456, VDD9457-M_DQ9506, VDD9507-M_DQ9556, VDD9557-M_DQ9606, VDD9607-M_DQ9656, VDD9657-M_DQ9706, VDD9707-M_DQ9756, VDD9757-M_DQ9806, VDD9807-M_DQ9856, VDD9857-M_DQ9906, VDD9907-M_DQ9956, VDD9957-M_DQ10006, VDD10007-M_DQ10056, VDD10057-M_DQ10106, VDD10107-M_DQ10156, VDD10157-M_DQ10206, VDD10207-M_DQ10256, VDD10257-M_DQ10306, VDD10307-M_DQ10356, VDD10357-M_DQ10406, VDD10407-M_DQ10456, VDD10457-M_DQ10506, VDD10507-M_DQ10556, VDD10557-M_DQ10606, VDD10607-M_DQ10656, VDD10657-M_DQ10706, VDD10707-M_DQ10756, VDD10757-M_DQ10806, VDD10807-M_DQ10856, VDD10857-M_DQ10906, VDD10907-M_DQ10956, VDD10957-M_DQ11006, VDD11007-M_DQ11056, VDD11057-M_DQ11106, VDD11107-M_DQ11156, VDD11157-M_DQ11206, VDD11207-M_DQ11256, VDD11257-M_DQ11306, VDD11307-M_DQ11356, V




SMBUS address:A4



Height 9.2mm



















(Not available for HM55)

77 CLK_PCIE_NEW# <<< RN2311 1 4 CLK_PCIE_NEW1# AM43 CLKOUT_PCIE1N
77 CLK_PCIE_NEW <<< SRN0J-6-GP 2 3 CLK_PCIE_NEW1 AM45 CLKOUT_PCIE1P








Flash Descriptor Security Override/ ME Debug Mode	
ME_UNLOCK#	This strap should only be asserted low via external pull down in manufacturing/debug environments ONLY.



No Reboot Strap R23	
HDA_SPKR	Low = Default High = No Reboot



UMA

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH (SPI/RTC/LPC/SATA/IHDA)**


Size Document Number


Date: Tuesday, September 08, 2009


Sheet 24 of 90

Rev SA

Vostro Calpella









UMA







Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH (VSS)		
Size	Document Number	Rev
		SA
Date: Tuesday, September 08, 2009		
Sheet 28 of 90		


(Blank)

UMA		
<div><div>DELL</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
(Reserve)		
Size	Document Number	Rev
Custom	Vostro Calpella	SA
Date:	Tuesday, September 08, 2009	Sheet 29 of 90



(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom


Document Number
Vostro Calpella

Rev
SA

Date: Tuesday, September 08, 2009Sheet 31 of 90

(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Vostro Calpella

Rev
SA

Date: Tuesday, September 08, 2009Sheet 32 of 90

(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom


Document Number
Vostro Calpella

Rev
SA

Date: Tuesday, September 08, 2009Sheet 33 of 90

(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

Rev

Date: Tuesday, September 08, 2009

Sheet 34 of 90


SA

(Reserve)

Vostro Calpella

(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Vostro Calpella


Date: Tuesday, September 08, 2009

(Reserve)

Rev
SA

Sheet 35 of 90

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


TPM

Size
Custom

Document Number
Vostro Calpella


Rev
SA

Date: Tuesday, September 08, 2009Sheet 36 of 90



(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Size
Custom


Document Number
Vostro Calpella

Rev
SA

Date: Tuesday, September 08, 2009Sheet 38 of 90



Free Fall Sensor



```
| Note
| - no via, trace, under the sensor (keep out area around 2mm)
| - stay away from the screw hole or metal shield soldering joints
| - design PCB pad based on our sensor LGA pad size (add 0.1mm)
| - solder stencil opening to 90% of the PCB pad size
| - mount the sensor near the center of mass of the NB as possible as you can
```

```
09/0422
(#1) Just pull +3.3V_RUN ~ Ref. Rothschild
(#2) FAE/ DY is ok, chip internal pull-up resistors
(#3) From spec, Slave Address(SAD) is 001110xb
      Pull HIGH SAD is 0011101b
      Pull GND SAD is 0011100b
```


Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

UMA				
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title				
<i>Free Fall Sensor</i>				
Size	Document Number			Rev
Custom	<i>Vostro Calpella</i>		<i>SA</i>	
Date:	Tuesday, September 08, 2009	Sheet	40 of	90

(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Vostro Calpella

Rev
SA






Date: Tuesday, September 08, 2009

Sheet 41 of 90

SSID = Reset.Suspend

+1.5V_CPU:

Calpella Platform S3 Power Reduction Platform
S3 Power Reduction CRB Implementation
Design Details




UMA

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Power Plane Enable</i>			
Size	Document Number		Rev
Custom	<i>Vostro Calpella</i>		SA
Date:	Tuesday, September 08, 2009	Sheet 42 of 90	

WWW.AliSaler.Com


```
SSID = PWR.Support
```

DCin CONN



AFTP4304	1	+DC_IN
AFTP4305	1	PS_ID_R
AFTP4306	1	GND


Batt Connector



UMA

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		BATT CONN	
Size A3	Document Number Vostro Montevina Discrete	Rev SA	
Date: Tuesday, September 08, 2009	Sheet 44 of 90		

2009/08/03





This Resistor must be 1% tolerance.

UMA


DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CHARGER BQ24745			
Size	Document Number	Rev	
Custom	DW Calpella	SA	
Date:	Tuesday, September 08, 2009	Sheet	45 of 90








2009/08/20



DIS(Clarksfield)
Design Current = 34A
Peak Current=52A
62.4A<OCP<72.8A

DIS(Auburndale)
Design Current = 34A
Peak Current=48A
57.6A<OCP< 67.2A


UMA(Auburndale)
Design Current = 34A
Peak Current=48A
57.6A<OCP< 67.2A



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A
O/P cap: 330U 2V EEFSX0D221E7 6mOhm 3.0Arms Panasonic/79.33719.20L
O/P cap: 220U 2V EEFSX0D331XE 7mOhm 3.4Arms Panasonic/79.22719.90L
H/S: SI7686DP/ POWERPAK-8/ 11mOhm/ 14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/ 6.1mohm@4.5Vgs/ 84.00460.037
Freq=300KHz@PER PHASE

UMA

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ISL62883_CPU_CORE_2/2			
Size	Document Number	Rev	
Custom	DW Calpella	X00	
Date:	Tuesday, September 08, 2009	Sheet	48 of 90



SSID = PWR.Plane.Regulator_1p5v0p75v

WWW.AliSaler.Com

DIS Clarksfield:11.5K/64.11525.6DL
DIS Arrandale:9.76K/64.97615.6DL
UMA Arrandale:6.65K/64.66515.6DL

2009/08/16

2009/07/09 follow vostro i5 inch schematic

2009/07/29 Reserved R,C By PM_SLP_R48 ,for time delay

Design Current = 0.7A

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05

2009/08/05











2009/08/05

2009/08/05

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.0uH POC104T-1R0MN Cynotec DCR:3.5mohm Isat=40Arms 68.1R01A.20A
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
O/P cap: 220U 2V EEFCX0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SI1460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
Switching freq-->400KHz



DIS(Clarksfield)	Design Current = 14.52A
DIS(Auburndale)	Design Current = 12.42A
UMA(Auburndale)	Design Current = 8.51A

DIS:1.0uH/68.1R01A.20A	UMA:1.5uH/68.1R510.10J
DIS:EEFSX0D331ER/79.33719.L01	UMA:EEFCX0D221R/79.22719.20L

Close to VFB Pin (pin5)

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File: **TPSS51116 +1.5V_SUS**

Size: Custom Document Number: **DW Calpella** Rev: **X00**

Date: Tuesday, September 08, 2009 Sheet: 50 of 90

SSID = PWR.Plane.Req

APL5930 for +1.8V_RUN


$$V_{out} = 0.8V * (R1 + R2) / R2$$

2009/07/30

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APL5930 +1.8V RUN

Size	A3
------	----

Document Number



DW Calpella

X00

Date: Tuesday, September 08, 2009

Sheet 51 of 90

WWW.AliSaler.Com



	ASM	Non_ASM
TI	PR5218, PR5211	PR5217, PR5216
RT	PR5217, PR5216	PR5218, PR5211

I/P cap: 10U 25V KI206 X5R/ 78.10622.52L
Inductor: 2.2UH PCMC0637-2R2MN cyntech DCR:20mohm Isat =14Arms 68.2R210.20B
O/P cap: 220U 2V EEFXC0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
H/S: SIS412DN/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
L/S: SI7716ADN/ 13.5mOhm/16.5mohm@4.5Vgs/ 84.07716.037
Switching freq-->320KHz


UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				DC to DC 1.05V			
Size	Document Number					Rev	
A3	DW Calpella (Clarksfield)					SA	
Date:	Tuesday, September 08, 2009		Sheet	52	of	90	


```
SSID = CPU.GFX.Regulator
```



UMA		 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size		ADP3211 CPU GFXCORE DW Calpella UMA	
Custom	Document Number		Rev X000
Date:	Tuesday, September 08, 2009	Sheet	53 of 90



```
2009/07/27
Added LCD brightness control by EC.
2009/07/29
Removed LCD brightness control,Combine EC and GPU
```



The diagram shows a terminal labeled "BLON OUT R" connected to a resistor R5407 (10KR2J-3-GF), which is then connected to ground.

INVERTER POWER





LCD POWER



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
LCD/Inverter Connector			
Size	Document Number	Rev	
Custom	Vostro Calpella	SA	
Date:	Tuesday, September 08, 2009	Sheet 54 of	90

SSID = VIDEO



Layout Note:


*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.





20.20401.015

C5502 SC33P50V2JN-3GP
C5504 SC33P50V2JN-3GP

AFTP5503 1 +5V_CRT_RUN
AFTP5501 1 DDC_DATA_CON
AFTP5505 1 DDC_CLK_CON
AFTP5507 1 CRT_R
AFTP5506 1 CRT_G
AFTP5508 1 CRT_B
AFTP5504 1 JVGA_HS
AFTP5505 1 JVGA_VS



UMA/DIS CRT DDC CLK/DAT select circuit



2009/07/28
Change 2N7002 ESD protect from standard to 1KV type
P/N: 84.2N702.B31



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CRT Connector		
Size A3	Document Number	Rev SA
Vostro Calpella		
Date: Tuesday, September 08, 2009	Sheet 55 of 90	

(Blank)


UMA		
<div><div>DELL</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
(Reserve)		
Size	Document Number	Rev
Custom	Vostro Calpella	SA
Date:	Tuesday, September 08, 2009	Sheet 56 of 90




SKT-HDMI19P-25-GP

22.10296.061

HDMI level shift circuit




UMA/DIS HDMI Detection select circuit




Close PCH


Close GPU



UMA/DIS HDMI DDC CLK/DAT select circuit



H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDMI Connector**

Size: A3 Document Number: **Vostro Calpella** Rev: SA

Date: Tuesday, September 08, 2009 Sheet: 57 of 90


SSID = Thermal

Fan Connector




SSID = SATA

ODD Connector



SSID = SATA

SATA HDD Connector




SATA HDD Interface comment


--- GND
RX+
RX-
--- GND
TX-
TX+
--- GND

----- 3.3V
----- 3.3V
----- 3.3V
--- GND
--- GND / Dell Detected Pin
--- GND
----- 5V
----- 5V
----- 5V
--- GND
(Dell: FFS_INT for supported HDD)
--- GND
----- 12V
----- 12V
----- 12V

Close to CONN
5V power pin



Close to CONN
3.3V power pin



UMA




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

HDD/ODD Connector			
Size A3	Document Number Vostro Calpella	Rev SA	
Date: Tuesday, September 08, 2009	Sheet 59	of	90


SSID = AUDIO

Speaker Connector



(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Vostro Calpella

Date: Tuesday, September 08, 2009


(Reserve)

Rev
SA


Sheet 61 of 90

SSID = Flash.ROM

SPI FLASH ROM (256K Bytes) for KBC




SPI FLASH ROM (4M Bytes) for PCH



SSID = RBATT

RTC Connector



UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

EEPROM/RTC Connector

Size

Document Number

Rev

A3

Vostro Calpella

SA

Date: Tuesday, September 08, 2009

Sheet 62 of 90

at least 80 mil

37.7k USB_PWR_EN# >>>

U6303






IN# OUT1# OUT2#

TYS2062D-GP




at least 80 mil

USB_OC#2_3 21


ST706020-BA1 (GPI)



The schematic diagram illustrates the USB-to-serial adapter circuit. It features a USB Type-A connector (USB1) connected to a USB-to-UART bridge IC (U3B302, TP3302GAD-GP). The IC is connected to a USB Type-B connector (USB2) and a serial port (COM1). The circuit includes a 5V supply, a 10k pull-up resistor, and a 100nF decoupling capacitor. The USB-to-UART bridge IC is connected to a serial port (COM1) via a 10k pull-up resistor and a 100nF decoupling capacitor. The serial port is connected to a microcontroller (STM32F103C8T6) via a 10k pull-up resistor and a 100nF decoupling capacitor.




	If you added U6301(SN75LVCP412RTJR-GP). You need to BOM change
ASM	R6313, R6314, R6315, R6318, R6319, R6320, R6321 C6309, C6310, C6313, C6314, C6307, C6308, C6317
DY	RN6301, RN6302



SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)/ITP CONN

Size

Document Number

Rev

A3


Vostro Calpella

SA

Date: Tuesday, September 08, 2009

Sheet 64 of 90

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Vostro Calpella

Date: Tuesday, September 08, 2009

Rev
SA

Sheet 65 of 90

WWAN Connector


For LED & Capacity board:

LED Type	Color	Power rail
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN WIMAX LED	White	RUN


For IO board:

LED Type	Color	Power rail
PWR LED2	White(Multi-color)	ALW
BATTERY LED2	Amber(Multi-color)	ALW
	White(Multi-color)	ALW


PWR BTN LED




SCRLK LED




CAPS LED




NUM LED




Bluetooth LED



WLAN LED




HD LED



Power & Battery LED

2009/08/12
Changed battery LED be one LED with bi-color
(white and amber). For I/O board. Update Spec.



UMA

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **LED**

Size: A3 Document Number: **Vostro Calpella** Rev: SA

Date: Tuesday, September 08, 2009 Sheet: 66 of 90

(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
A2


Document Number
Vostro Calpella

Rev
SA


Date: Tuesday, September 08, 2009Sheet 67 of 90

SSID = KBC

Internal KeyBoard Connector




KB Backlight CONN




SSID = Touch.Pad

TouchPad Connector




Hall Sensor Connector



UMA


DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall sensor			
Size A3	Document Number Vostro Calpella	Rev SA	
Date: Tuesday, September 08, 2009	Sheet 69	of 90	

GOLDEN FINGER FOR DEBUG BOARD



(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Vostro Calpella


Date: Tuesday, September 08, 2009

Rev
SA

Sheet 71 of 90

PX Swith-2

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Vostro Calpella

Date: Tuesday, September 08, 2009



Braidwood

Rev
SA



Sheet 72 of 90

Camera Connector

2009/07/31
Change CAMERA1 connector pin define.
For cable is already to be finished




AFTP7302 1 AUD_DMIC_CLK_G
AFTP7303 1 AUD_DMIC_IN0_R
AFTP7304 1 +3.3V_CAMERA
AFTP7305 1 CAMERA_USB1-
AFTP7306 1 CAMERA_USB1+



UMA

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Camera Connector			
Size A3	Document Number Vostro Calpella	Rev SA	
Date: Tuesday, September 08, 2009	Sheet 73	of 90	


UMA/DIS LVDS signal select circuit




FUNCTION TABLE		
SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDCLK+ TMDSCLK- = ATMDCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK- TMDSCLK+ TMDSCLK-
	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDCLK+ = High Impedance ATMDCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK- TMDSCLK+ TMDSCLK-

FUNCTION TABLE		
SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDCLK+ TMDSCLK- = ATMDCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK- TMDSCLK+ TMDSCLK-
	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDCLK+ = High Impedance ATMDCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK- TMDSCLK+ TMDSCLK-

UMA/DIS CRT Hsync/Vsync select circuit




UMA/DIS CRT signal select circuit




\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1






Place near CON1



AFTP7664	1	+5V_ALW
AFTP7665	1	+3.3V_ALW
AFTP7666	1	+3.3V_RUN
AFTP7631	1	USB_PWR_EN#
AFTP7672	1	USB_OC#0_1
AFTP7637	1	USB_PN0
AFTP7638	1	USB_PP0
AFTP7641	1	USB_PN1
AFTP7643	1	USB_PP1
AFTP7655	1	GPIO_DSM
AFTP7633	1	PCIE_IRXP3_LRTXP3
AFTP7641	1	PCIE_IRXN3_LRTXN3
AFTP7641	1	PCIE_ITXP3_LRXN3
AFTP7643	1	PCIE_ITXN3_LRXN3
AFTP7643	1	CLK_PCIE_LAN
AFTP7643	1	CLK_PCIE_LAN#
AFTP7643	1	CLKREQ#_LAN
AFTP7643	1	PLT_RST#
AFTP7647	1	PM_LAN_ENABLE
AFTP7653	1	PCIE_WAKE#

TPM board CON

Place near TPM1




AFTP7673	1	LPC_LAD0
AFTP7671	1	LPC_LAD1
AFTP7671	1	LPC_LAD2
AFTP7655	1	LPC_LAD3
AFTP7655	1	LPC_LFRAME#
AFTP7655	1	PLT_RST#
AFTP7655	1	INT_SERIRQ
AFTP7655	1	PCLK_TPM
AFTP7655	1	+3.3V_RUN

UMA




Title			LAN Board Connector	
Size	Document Number	Vostro Calpella		Rev
A3				SA
Date:	Tuesday, September 08, 2009	Sheet	76	of 88


Audio board CON



2009/07/27
Change CON4 PIN define
Remove +15V_ALW
2009/07/29
Change CON4 connector to 20.K0275.028
And change CON4 pin define
2009/08/03
Change CON4 pin define.
2009/08/18
Change CON4 connector P/N:20.K0315.020
2009/08/19
Remove AUD_VREFOUT_B from Audio board to main board.




Place near CON4




AFTP7706	1	+3.3V_RUN
AFTP7709	1	WIRELESS_ON#/OFF
AFTP7702	1	WLAN_ACT
AFTP7703	1	BLUETOOTH_EN
AFTP7704	1	BT_LED
AFTP7705	1	BT_ACT
AFTP7707	1	USB_PP8
AFTP7708	1	USB_PN8
AFTP7713	1	EXT_MIC_JD#
AFTP7714	1	AUD_EXT_MIC_L
AFTP7715	1	AUD_EXT_MIC_R
AFTP7716	1	AUD_HP1_JD#
AFTP7717	1	AUD_VREFOUT_B
AFTP7718	1	AUD_HP1_JACK_L
AFTP7719	1	AUD_HP1_JACK_R

Place near CON6



AFTP7786	1	PCIE_CLK_RQ5#
AFTP7758	1	+3.3V_ALW
AFTP7757	1	+3.3V_RUN
AFTP7761	1	+1.5V_RUN
AFTP7763	1	USB_PN12
AFTP7759	1	USB_PP12
AFTP7761	1	PCIE_IRXN5_NTXN5
AFTP7765	1	PCIE_IRXP5_NTXP5
AFTP7764	1	PCIE_ITXN5_NRXN5
AFTP7763	1	PCIE_ITXP5_NRXP5
AFTP7771	1	CLK_PCIE_NEW#
AFTP7770	1	CLK_PCIE_NEW
AFTP7766	1	PCIE_WAKE#
AFTP7769	1	NEWCARD_CLKREQ#
AFTP7768	1	PCH_SMB_CLK
AFTP7767	1	PCH_SMB_DATA
AFTP7771	1	PM_SLP_S3#
AFTP7776	1	PM_SLP_S4#
AFTP7774	1	BATT_LED_WHITE
AFTP7773	1	BATT_LED_ORANGE
AFTP7772	1	PWR2_LED
AFTP7775	1	CLK_PCIE_R5U230
AFTP7780	1	CLK_PCIE_R5U230#
AFTP7778	1	PCIE_ITXP1_CRXP1
AFTP7776	1	PCIE_ITXN1_CRXN1
AFTP7783	1	PCIE_IRXP1_CTXP1
AFTP7782	1	PCIE_IRXN1_CTXN1
AFTP7781	1	PLT_RST#

IO board CON



2009/07/28
Change CON6 connector to 20.K0286.040
2009/08/05
Change CON6 pin define
2009/08/12
Change CON6 pin define

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board/Audio Board Connector

Size

A3

Date:

Tuesday, September 08, 2009

Sheet

77


of

90


Rev

SA

Finger Printer Connector




LED&Capacity board CONN



SSID = Mechanical



BOSS:








2009/07/30

Change connector


For CPU HOLE:



HOLE:





EMI Request



UMA












DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Miscellaneous Components			
Size	Document Number		Rev
Custom	Vostro Calpella		SA
Date:	Tuesday, September 08, 2009	Sheet 79 of	90








VGA 27M	R8123	R8131	R8125	R813
SS	DY	POP	DY	POP
NON-SS	POP	DY	POP	DY


```
Added CLK GEN 27M select circuit 2009/06/15
Added R8132 (DY) 2009/06/17
```









UMA		 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA-MEMORY(5/5) Vostro Calpella			
Size A2	Document Number		Rev SA
Date:	Tuesday, September 08, 2009	Sheet	83 of 90






+3.3V_RUN_GPU




Added +1.05V_GFX_PCIE, +1.5V_RUN_GPU power switch 2009/05/25

+1.05V_GFX_PCIE:



Added discharge circuit
2009/06/17


+1.5V_RUN_GPU:




Place near device side (VGA chip),
use 10 mil trace between power
rail and Q8701 Drain

+1.8V_RUN_GPU

RT9025 for +1.8V_RUN_GPU



Added +1.8V_RUN_GPU 2009/07/17

 <div style="display: inline-block; vertical-align: middle; margin-left: 10px;"> Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div>			
Title			
<i>Change List(1/3)</i>			
Size A3	Document Number <i>Vostro Calpella</i>		Rev SA
Date: Tuesday, September 08, 2009		Sheet 88 of	90

